


```
uint64_t immu = get_bits(iw, 20, 12);
```

```
int64_t imm = sign_extend(immu, 11);
```

B branches

B-type immediate ← branch offset

- 1) get parts
- 2) combine parts
- 3) sign extend

① get parts

```
uint32_t imm_12 = get_bits(iw, 31, 1);
```

```
uint32_t imm_11 = get_bits(iw, 7, 1);
```



```
uint32_t imm_10_5 = get_bits(iw, 20, 6);
```

```
uint32_t imm_4_1 = get_bits(iw, 8, 4);
```

② Combine parts

`int64_t immv;`

$$\text{immv} = (\text{imm}_{-12} \ll 12) \mid (\text{imm}_{-11} \ll 11) \\ \mid (\text{imm}_{-10-5} \ll 5) \mid (\text{imm}_{-4-1} \ll 1);$$



③ Sign extend

`int64_t imm = sign_extend(immv, 12);`

JAL Jump and Link


JAL $\left\{ \begin{array}{l} j \\ \underline{j\text{al}/\text{call}} \end{array} \right.$

$j\text{al } \underline{x_0}, \text{offset}$
zero $PC = PC + \text{offset}$

$j\text{al } \underline{ra}, \text{offset}$

$\left[\begin{array}{l} RA = PC + 4 \\ PC = PC + \text{offset} \end{array} \right]$

↑



Loads and Stores

lw a0, (a1)

i-type

lw a0, 8(a1)

base address

lw rd, offset(a1)

imm rsl

$$a0 = \ast(a1 + \text{offset})$$

Target address

$$\text{vint64_t } \underline{TA} = \underline{a1} + \underline{\text{offset}}$$

$$rd = \ast((\text{vint32_t } \ast) TA);$$

$$\text{rsp} \rightarrow [rd] = \ast((\text{vint32_t } \ast) TA);$$

lb vint8_t *

lw vint32_t *

ld vint64_t *

Stores

S-type

sw a0, offset(a1)

TA = a1 + offset

$*(\text{uint32}^* \text{TA}) = \text{a0};$